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ABSTRACT 
This paper presents the implementation of a transience 
mechanism for silicon microchips via low-temperature post-
processing steps that transform almost any electronic, 
optical or MEMS substrate chips into transient ones. 
Transience is achieved without any hazardous or explosive 
materials. Triggered chip transience is achieved by the 
incorporation of a distributed, thermally-activated 
expanding material on the chip backside. When heated at 
160oC the expanding material produces massive chip 
cleavage mechanically shattering the chip into a heap of 
silicon dust.  
 
INTRODUCTION 
In today’s critical military, financial and corporate 
applications microchips are increasingly used to process and 
store sensitive information. In every case of theft or loss of 
equipment there is a possibility of that such information 
being compromised by malicious subjects. The utilization of 
software data encryption and access passwords provides a 
first level of information protection, but encryption can 
eventually be cracked and the captured hardware can be 
copied and replicated. In these situations it is therefore 
increasingly more desirable to utilize microchips which 
incorporate triggered hardware destruction or disabling 
transience mechanisms that cannot be cracked.  
Several hardware transience methods have been 
previously reported. These methods include the 
incorporation of energetic materials that ignite or explode 
chips [1-4] and chip dissolution by chemically corrosive 
agents [5-7].  In both of these methods the long term 
stability, safe handling, and disposal of these substances 
limits their practical lifetime and range of applications.  
Therefore it is highly desirable to develop a new transience 
mechanism that to does not use hazardous corrosive or 
explosive materials. 
 In this paper we demonstrate a new safer microchip 
transience mechanism.  Instead of being based on corrosive 
or explosive materials, the new transience mechanism is 
based on mechanical stress generation.  Mechanical stress is 
generated within the chip substrate using a distributed high-
force actuating material. When the transience is activated, 
the actuator high level of stress mechanically shatters the 
chip literally reducing it to a heap of silicon dust as shown 
in Fig. 1. 
      
SHATTER TRANSIENCE  
The actuating material is introduced into the silicon 
chips through low-temperature post-processing and micro-
packaging steps; therefore the new method can transform 
almost any off-the-shelf silicon chip into a transient device.      
 First an OTS chip is partially  diced on the backside 
with a series of closely spaced cuts at orthogonal directions. 
This dicing process produces a series of pillars and grooves 
that behave as cracks in the silicon substrate. The backside 
grooves are next refilled with the actuator material. The 
transience actuator consists of an expanding microscopic 
material that exerts pressure against the thin silicon walls or 
pillars left by the dicing process thus inducing fractures and 
shattering. If the induced stress is sufficiently large the 
cracks propagate all the way through to the top surface thus 
fracturing the chip into a large number of pieces as shown in 
Fig. 2 below.  
Each diced groove can be treated as a partial crack in 
the silicon substrate. In order to achieve transience the stress 
must be sufficiently high to propagate the crack to the top 
surface of the chip. The stress and pressure required to 
shatter the chip can be thus approximately calculated from 
fracture mechanics theory. 
The Griffith fracture stress required for mode I 
(uniform stress) crack propagation as shown in Fig. 3 is 
 
Figure 1: Schematic showing silicon chips being reduced to 
silicon dust by shatter transience action. 
 
Figure 2: Schematic of the shatter-chip transience 
mechanism.  OTS Microchip and Package 
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where E is the substrate Young’s modulus, γ is the crystal 
free energy and a is the depth of the groove. The parameter 
KIc is the critical stress intensity factor or fracture toughness 
and α = 1 for edge cracks. For single-crystal silicon, KIc is 
typically 0.7-1.3 MPa m0.5. A wedging force of 40N 
generated over a 5 mm long, 300 µm deep grooves 
corresponding to a uniform wedge pressure of 26 MPa is 
thus sufficient to cleave the silicon chip under mode I 
fracture.   
        3D Device simulation:  The fracture stress calculated 
from Eq. (1) depends on the crack geometry and the energy 
release rate of the crack propagation. Bursting and cracking 
of silicon microstructures is well known to depend not only 
on the shape of the crack but also many unknown factors 
such as the roughness of the surfaces [8]. All of these 
factors produce fracture stresses much less than the silicon 
yield  ~7 GPa. Because of these uncertainties simulations 
are unable to provide quantitative fracture stress 
information, but they can provide the most likely locations 
where cracks propagate.  We have performed COMSOL 
device simulations to determine the locations of higher 
stress under constant internal pressure caused by the 
expanding material.  Fig. 4 shows an example  stress 
distribution at the bottom of the grooves. The highest stress 
occurs at the corners and along the edges.  Fig. 5 shows 
qualitatively the deformation of the post structures and 
remaining silicon under internal pressure no side pressure. 
The deformation is consistent with a mode I fracture of a 
doubly supported beams. The actual type of fracture 
depends on the specific packaging scheme utilized. 
Expanding actuating material: The expanding material 
used in our experiments consists of thermally expandable 
polymeric microspheres (Dualite U005-190D, Henkel) [9-
17], 40 µm in diameter. These are polymeric core/shell 
particles in which a volatile hydrocarbon is encapsulated by 
a thermoplastic shell. When these microspheres are heated 
beyond a critical temperature (130-160oC) the hydrocarbon 
boils acting as a blowing agent and the pressure rises 
beyond the pressure required for plastic deformation of the 
shell. They thus expand and increase their volume 
dramatically expanding 60 times of their original volume. 
The volume increase is retained upon cooling thus leading 
to a density reduction from around 1100 kg m-3 to about 30 
kg m-3.  The expanding particles thus create internal stresses 
and the crack wedging action inside the grooves.  
Blowing agent pressure: Beyond the critical 
temperature the blowing agent is completely converted into 
a vapor; therefore we can estimate the pressure Pb exerted 
by the blowing agent pressure from its density and 
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where Nb is the number of molecules of the blowing agent 
enclosed in the microparticle volume Vb and ρl and mw are 
the liquid density and molecular weight of the blowing 
agent, respectively. G is Avogadro's number, T is the 
temperature, and kB is Boltzmann's constant. Note that the 
maximum blowing agent pressure occurs when the blowing 
agent is instantaneously converted into a gas; hence Eq. (2) 
expression is independent of the volume of the 
microparticle. For a blowing agent such isopentane [15-16] 
with liquid density of ρl =626 kg/m3, and molecular weight 
mw=72.1 g/mole, at T=160oC, the blowing agent pressure is 
Pb ≈ 31 MPa. This is the maximum pressure available for 
stressing the microchip. The internal pressure varies 
between 20-30 MPa for common blowing agents. 
Experimentally it has been determined that stresses as high 
as 30 MPa are attained consistent with our simple estimate.  
 
 
Figure 3: Large expansion of thermally expandable 
microspheres at elevated temperatures (130-160oC). The 
expanding microspheres produce a tensile stress that 
propagates a crack in the substrate causing chip fracture. 
 
 
Figure 4: Normalized stress distribution at the bottom of the 
grooves. The points of highest stress are at the corner and 
edges of the grooves. 
 
 
Figure 5: Example deformation of remaining silicon posts 










In order to convert a conventional silicon chip into a 
transient chip, first the chip backside is partially diced to 
form a network of narrow and closely spaced grooves. The 
dicing was done using Disco DAD 641 dicing machine with 
250 µm thick diamond blades. The grooves were 250 µm 
wide and 400 µm deep spaced 250 µm apart. These grooves 
were then filled with the thermally expandable microspheres 
40 µm in diameter and the excess particles were removed 
using a razor blade.   
The chip backside is next attached to a pyrex glass cap 
with a room temperature adhesive thus sealing the filler 
material within the grooves. The seal assures that the filler 
particles do not force their way out of the grooves during 
expansion. Some of the chips were next packaged within a  
harness with the chips sandwiched between two aluminum 
plates tightly screwed together as shown in the schematic of 
Fig. 6. The harness ensures that the expanding 
microparticles exert pressure in all directions without 
delamination of the glass sealing cap.  Tests were carried 
out on chips with and without the harness. 
 
EXPERIMENTAL RESULTS 
In order to test our concept, we incorporated the 
transience mechanism on a test off-the-shelf silicon 
microchip. The backside of the chip was diced into 250 µm 
wide deep grooves. Fig. 7(a) shows SEM pictures of the 
backside grooves. After dicing the grooves were filled with 
expandable microparticles up to the brim as shown in Fig. 




Figure 7: (a) SEM of dicing grooves on the chip backside. 
(b) SEM of grooves filled with thermally actuated 
microparticles. 
of a chip backside after refill and under unconstrained 
expansion conditions at 160oC. Note that the microparticle 
volume increases greatly.  A separate chip was next sealed 
with a glass cap and aluminum harness. The assembly was  
Figure 8: (a) Partially diced silicon chip with microparticle 
filled grooves. (b) Unconstrained expansion produces a 4-
fold diameter expansion of the particles.  
next placed on a heater at a temperature of 160oC. Within 
two minutes the polymeric microspheres start expanding 
rapidly and immediately fracture the whole microchip into 
small silicon pieces.  Fig.  9 shows the typical results of 
constrained microparticle expansion for a chip with no 
harness.  The chip is extensively fractured forming a three-
dimensional heap of silicon dust and expanded particles.  In 
general the harness is not needed if the width of the grooves 
exceeds 200 µm.  
Fig. 10 shows optical and SEM photographs of the chip 
before and after transience. The average distance between 
cracks is approximately the same as the groove pitch. The 










Figure 6: Schematic of packaging scheme and test fixture 
 
Figure 9: Chip transience is achieved via constrained 
expansion of the microparticles. The typical result is a heap 
consisting of a mixture of particles and silicon dust. 
 
Figure 10: SEM and optical photographs of the test chip 
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dispersion of the silicon dust to the surrounding 
environment.  Experimentally we have tested several 
combinations of groove width and pitch ranging from 45-
250 µm in width and 250-1000 µm pitch to produce the best 
results. In general we found that the shatter action is more 
effectively produced with wider grooves.  
 
SUMMARY   
This paper presents the successful implementation of a 
transience mechanism that can be incorporated in most 
microchips through low-temperature post processing. Chip 
transience is caused via the triggered expansion of thermally 
expanding microparticles stored within grooves formed on 
the backside of the chip. This transience mechanism does 
not utilize any corrosive agents or explosive substances 
therefore it produces transient chips that can be safely 
handled without any safety concerns. This transience 
method is modular and add-on thus it can be used to on-
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